AP2N050H

Halogen-Free Product

Advanced Power Electronics Corp.

N-CHANNEL ENHANCEMENT MODE POWER MOSFET

- ▼ **100% R_g & UIS Test**
- ▼ **Capable of 2.5V Gate Drive**
- ▼ **Fast Switching Characteristic**
- ▼ **RoHS Compliant & Halogen-Free**



BV_{DSS}	20V
$R_{DS(ON)}$	50mΩ
I_D	14.8A

Description

AP2N050 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

TO-252 package is widely preferred for all commercial-industrial surface mount applications using infrared reflow technique and suited for high current application due to the low connection resistance.



TO-252(H)

Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	±12	V
I_D@T_C=25℃	Drain Current, V_{GS} @ 4.5V	14.8	A
I_D@T_C=100℃	Drain Current, V_{GS} @ 4.5V	9.4	A
I_{DM}	Pulsed Drain Current[1]	60	A
P_D@T_C=25℃	Total Power Dissipation	17.8	W
P_D@T_A=25℃	Total Power Dissipation[4]	2	W
E_{AS}	Single Pulse Avalanche Energy[3]	1.8	mJ
T_{STG}	Storage Temperature Range	-55 to 150	℃
T_J	Operating Junction Temperature Range	-55 to 150	℃

Thermal Data

Symbol	Parameter	Value	Units
Rthj-c	Maximum Thermal Resistance, Junction-case	7	℃/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient (PCB mount)[4]	62.5	℃/W

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V, I_D=250uA	20	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance[2]	V_{GS}=4.5V, I_D=6A	-	-	50	mΩ
		V_{GS}=2.5V, I_D=5A	-	-	80	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS}, I_D=250uA	0.3	-	1.2	V
g_{fs}	Forward Transconductance	V_{DS}=5V, I_D=6A	-	36	-	S
I_{DSS}	Drain-Source Leakage Current	V_{DS}=16V, V_{GS}=0V	-	-	10	uA
I_{GSS}	Gate-Source Leakage	V_{GS}= ±12V, V_{DS}=0V	-	-	±100	nA
Q_g	Total Gate Charge	I_D=6A	-	12	19.2	nC
Q_{gs}	Gate-Source Charge	V_{DS}=16V	-	1.2	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	V_{GS}=4.5V	-	4	-	nC
$t_{d(on)}$	Turn-on Delay Time	V_{DS}=10V	-	7	-	ns
t_r	Rise Time	I_D=6A	-	29	-	ns
$t_{d(off)}$	Turn-off Delay Time	R_G=3.3Ω	-	19	-	ns
t_f	Fall Time	V_{GS}=5V	-	8	-	ns
C_{iss}	Input Capacitance	V_{GS}=0V	-	800	1280	pF
C_{oss}	Output Capacitance	V_{DS}=10V	-	110	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	90	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.5	3	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage[2]	I_S=6A, V_{GS}=0V	-	-	1.2	V
t_{rr}	Reverse Recovery Time	I_S=6A, V_{GS}=0V,	-	12	-	ns
Q_{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	2.5	-	nC

Notes:

1.Pulse width limited by Max. junction temperature.

2.Pulse test

3.Starting T_j=25°C , V_{DD}=20V , L=0.1mH , R_G=25Ω, V_{GS}=10V

4.Surface mounted on 1 in^2 copper pad of FR4 board

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. On-Resistance v.s. Gate Voltage



Fig 4. Normalized On-Resistance v.s. Junction Temperature



Fig 5. Forward Characteristic of Reverse Diode



Fig 6. Gate Threshold Voltage v.s. Junction Temperature



Fig 7. Gate Charge Characteristics



Fig 8. Typical Capacitance Characteristics



Fig 9. Maximum Safe Operating Area



Fig 10. Effective Transient Thermal Impedance



Fig 11. Drain Current v.s. Case Temperature



Fig 12. Gate Charge Waveform



Fig 13. Typ. Drain-Source on State Resistance



Fig 14. Total Power Dissipation



Fig 15. Transfer Characteristics

MARKING INFORMATION



Part Number

Date Code (YWWSSS)

Y：Last Digit Of The Year

WW：Week

SSS：Sequence

Package Outline : TO-252



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A2	2.18	2.30	2.40
A3	0.40	0.50	0.65
B	0.40	0.70	1.00
B1	0.50	0.85	1.20
D	6.00	6.50	6.80
D1	4.80	5.35	5.90
E3	4.00 (ref.)		
F	2.00	2.63	3.05
F1	0.50	0.85	1.20
E1	5.00	5.70	6.30
E2	0.50	1.10	1.80
e	2.3 (ref)		
C	0.35	0.525	0.70
A1	0.00	—	0.25
B2	—	—	1.25
L	0.90	1.34	1.78

1.All Dimensions Are in Millimeters.

2.Dimension Does Not Include Mold Protrusions.

3. Thermal PAD, Body and Pin contour is for reference, it may has little difference by option.

Draw No. M1-H3EFIMT-G-v10

TO-252 FOOTPRINT：