




- ▼ 100% R_g & UIS Test
- ▼ Low t_{rr} / Q_{rr}
- ▼ Simple Drive Requirement
- ▼ RoHS Compliant & Halogen-Free




BV _{DSS}	600V
R _{DS(ON)}	0.28 Ω
I _D ^{3,6}	13.3A

Description

AP60SC280D series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TO-220CFM package is widely preferred for all commercial-industrial through hole applications. The mold compound provides a high isolation voltage capability and low thermal resistance between the tab and the external heat-sink.



Absolute Maximum Ratings @T_j=25°C (unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	600	V
V _{GS}	Gate-Source Voltage	±20	V
V _{GS}	Gate-Source Voltage, AC (f > 1Hz)	±30	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V ^{3,6}	13.3	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V ^{3,6}	8.4	A
I _{DM}	Pulsed Drain Current ¹	28	A
dv/dt	MOSFET dv/dt Ruggedness (V _{DS} = 0 ...480V)	50	V/ns
P _D @T _C =25°C	Total Power Dissipation	31.2	W
P _D @T _A =25°C	Total Power Dissipation	1.92	W
E _{AS}	Single Pulse Avalanche Energy ⁴	98	mJ
dv/dt	Peak Diode Recovery dv/dt ⁵	15	V/ns
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
R _{thj-c}	Maximum Thermal Resistance, Junction-case	4	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient	65	°C/W



AP60SC280DIT

Electrical Characteristics @T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =1mA	600	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =5.8A	-	-	0.28	Ω
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2.5	-	4.5	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =5.8A	-	8.5	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =480V, V _{GS} =0V	-	-	100	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±1	uA
Q _g	Total Gate Charge	I _D =5A	-	25	40	nC
Q _{gs}	Gate-Source Charge	V _{DS} =480V	-	7	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =10V	-	11.5	-	nC
t _{d(on)}	Turn-on Delay Time	V _{DD} =300V	-	12	-	ns
t _r	Rise Time	I _D =5A	-	13	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	33	-	ns
t _f	Fall Time	V _{GS} =10V	-	10	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	900	1440	pF
C _{oss}	Output Capacitance	V _{DS} =100V	-	40	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	10	-	pF
R _g	Gate Resistance	f=1.0MHz	-	5	10	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =5.8A, V _{GS} =0V	-	0.8	1.5	V
t _{rr}	Reverse Recovery Time	I _S =6.6A, V _{GS} =0V	-	150	-	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	-	1	-	uC

Notes:

- 1.Pulse width limited by max. junction temperature.
- 2.Pulse test
- 3.Ensure that the junction temperature does not exceed T_{Jmax}.
- 4.Starting T_j=25°C , V_{DD}=90V , L=100mH , R_G=25Ω , V_{GS}=10V
- 5.I_{SD} ≤ I_D, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C
- 6.Limited by max. junction temperature. Maximum duty cycle D=0.75

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 13. Typ. Drain-Source on State Resistance





Fig 14. Total Power Dissipation




MARKING INFORMATION





ADVANCED POWER ELECTRONICS CORP.

Package Outline : TO-220CFM-T



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	4.30	4.50	4.70
b	0.54	0.69	0.84
b1	0.99	1.14	1.29
c	0.45	0.62	0.79
D	14.70	15.00	15.30
D1	8.5 Ref.		
e	2.54 Ref.		
E	9.70	10.00	10.30
F	2.50	2.70	2.90
G	6.30	6.70	7.10
L	12.50	13.00	13.50
L1	1.80	2.30	2.80
J	0.10	0.20	--
Q	2.50	2.90	3.30
Q1	2.90	3.10	3.30
Q2	3.5 Ref.		
ϕR	3.00	3.20	3.40
α	45° Ref.		

1. All Dimension Are In Millimeters.
2. Dimension Does Not Include Mold Protrusions.



TO-220CFM-T FOOTPRINT :

