



- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Ultra Low On-resistance
- ▼ RoHS Compliant & Halogen-Free




BV _{DSS}	80V
R _{DS(ON)}	1.2mΩ

Description

AP8NA1R2 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TOLL package is a perfect solution for high power density and high power efficiency application.



Absolute Maximum Ratings @T_j=25°C (unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	80	V
V _{GS}	Gate-Source Voltage	+20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V ⁴ (Silicon Limited)	400	A
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V ⁴	300	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	280	A
I _{DM}	Pulsed Drain Current ¹	1200	A
P _D @T _C =25°C	Total Power Dissipation	333	W
P _D @T _A =25°C	Total Power Dissipation ³	3.75	W
E _{AS}	Single Pulse Avalanche Energy ⁵	500	mJ
T _{STG}	Storage Temperature Range	-55 to 175	°C
T _J	Operating Junction Temperature Range	-55 to 175	°C

Thermal Data

Symbol	Parameter	Value	Units
R _{thj-c}	Maximum Thermal Resistance, Junction-case	0.45	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient (PCB mount) ³	40	°C/W



AP8NA1R2TL

Electrical Characteristics @T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	80	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =100A	-	-	1.2	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	3	-	5	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =100A	-	200	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =64V, V _{GS} =0V	-	-	25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} = +20V, V _{DS} =0V	-	-	+0.1	uA
Q _g	Total Gate Charge	I _D =100A	-	265	424	nC
Q _{gs}	Gate-Source Charge	V _{DS} =40V	-	100	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =10V	-	75	-	nC
t _{d(on)}	Turn-on Delay Time	V _{DS} =40V	-	56	-	ns
t _r	Rise Time	I _D =100A	-	110	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	90	-	ns
t _f	Fall Time	V _{GS} =10V	-	180	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	15700	25120	pF
C _{oss}	Output Capacitance	V _{DS} =60V	-	2200	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	170	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =100A, V _{GS} =0V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _S =100A, V _{GS} =0V	-	120	-	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	-	310	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board
- 4.Package limitation current is 300A .
- 5.Starting T_j=25°C , V_{DD}=40V , L=0.1mH , R_G=25Ω

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Typ. Drain-Source on State Resistance





Fig 14. Total Power Dissipation



AP8NA1R2TL

MARKING INFORMATION



Part Number

8NA1R2



YWWSSS

Date Code (YWWSSS)


Y : Last Digit Of The Year

WW : Week


SSS : Sequence



Package Outline : TOLL



BACKSIDE VIEW



- 1.All Dimension Are In Millimeters.
- 2.Dimension Does Not Include Mold Protrusions.

SYMBOLS	MIN	NOM	MAX
A	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
b3	1.10	1.20	1.30
c	0.40	0.50	0.60
D	10.28	10.38	10.58
D1	9.80	11.08	11.80
D2	3.10	3.30	3.50
D4	4.37	4.55	4.77
E	9.70	9.90	10.10
E1	7.90	8.10	8.30
E2	0.50	0.70	0.90
e	1.20BCS		
H	11.48	11.68	11.88
H1	6.95BCS		
H2	5.89BCS		
L	1.40	1.90	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
L3	0.30	0.70	1.30
Q	8.00 REF.		
R	2.95	3.10	3.25
α	4°		10°



TOLL FOOTPRINT :

